Abstract -A top-down silicon nanowire fabrication using a combination of optical lithography and orientation dependent etching (ODE) has been developed using <100> Silicon-on Insulator (SOI) as the starting substrate. Initially, the samples were doped with phosphorus using the diffusion process resulting in carrier concentration of 2 x 10 18 cm -3 . After the silicon nanowires were fabricated, they were measured using a dual configuration method which is similar to the four-point probe measurement technique to deduce its resistivity. The data obtained had suggested that the doping distribution in the silicon nanowires were lower and this may have been affected by the surface depletion effect. In addition, with respect to carrier mobility, the effective mobility of electrons extracted using the four-point probe data had demonstrated that the mobility of carriers in the silicon nanowire is comparable with the bulk mobility. This is most probably due to the fact that in this research, the quantum confinement effect on these nanowires is not significant.
Introduction
A method of fabricating a triangular silicon nanowire via a top-down approach using Silicon-on Insulator (SOI) as the starting substrate has been successfully developed. This was achieved by employing a combination of optical lithography, oxidation and orientation dependent etching (ODE). Initially, the SOI samples are doped using spin on dopants which is a mixture of SiO 2 and dopants that is suspended in a solvent solution. The solution is applied to a clean SOI wafer by spincoating similar to photoresist. After coating, the sample is pre baked at 120°C for 30 minutes to remove excess solvent. The pre baked sample is then annealed in a conventional furnace at 1100°C for 30 minutes in nitrogen ambient. This is known as the 'drive-in' process where in this process, the dopants will be 'driven' into the silicon due to the high temperature ambience. For conventional furnace diffusion the temperatures can be in the range of 900°C to 1100°C for 30 minutes and as for the RTP chamber, the diffusion step can be carried out at temperatures of 950°C, 1000°C or 1050°C for 20 seconds. Finally, the spin on dopant is removed using BHF wet etching for a few minutes before it is cleaned using the piranha solution to remove any residue of organic film left by the spin on dopant. After the diffusion process, the sheet resistance, R S of the doped silicon layer is measured using a method known as the dual configuration technique. From the R S value and by knowing the thickness of silicon, the resistivity of the layer can be calculated and an estimation of the dopant concentration can be deduced.
The Dual Configuration Technique
The dual configuration technique is a four-point probe measurement method that can be used to measure the sheet resistance which allows for the correction of discrepancies in probe spacing, without using any geometric correction factor. However, although the four probes are not equidistant, they still have to be collinear with each other [1] . Based on the sheet resistance data, the range of the resistivity values after the self-doping process is between 0.012 to 0.015 ohm-cm. By referring to the relationship between resistivity and dopant density for phosphorus and boron doped silicon in [2] , in the case of phosphorus, this resistivity values fall within the range of concentration of 2 x 10 18 to 4 x 10 18 cm -3 .
Electrical Characterisation of the Silicon Nanowire
After the SOI samples were doped, the fabrication of the nanowire was performed as documented in [3] . The schematic illustration of the fabrication process is shown in Fig. 1 . Initially, silicon nitride (Si 3 N 4 ) is used as mask for the first KOH etch process, which produces a <111> silicon sidewall plane, as shown in Fig. 1b . After the etching process, the resulting Si <111> plane is thermally oxidized (Fig. 1c) . The Si 3 N 4 layer is then removed via wet etching using boiling phosphoric acid (Fig. 1d) . The SiO 2 layer formed over the Si <111> plane during thermal oxidation then acts as another mask for a second KOH etching. This second KOH etch exposes the other diagonal Si <111> side (Fig. 1e ) and completes the triangular nanowire. The SiO 2 mask is then removed leaving the structure shown schematically in Fig. 1f . After the metal contacts had been established, the resistance of the silicon nanowires were then measured.
Fig. 1 -Schematic illustration of the top-down approach to fabricate silicon nanowires by optical lithography with oxidation and anisotropic etching

Resistivity of Silicon Nanowires
The four-point probe data distribution is shown in Fig. 2 , for three silicon nanowire lengths, 17.5 µm, 20.5 µm and 27.5 µm. 
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The cross section of the triangular silicon nanowire is shown in Fig. 3 Fig . 3 -An experimental image showing the cross section of the Si NW [3] .
The resistance of the nanowires can be calculated using the formula shown in Eq. 1
where ρ = resistivity (ohm-cm), L NW = the length of the nanowire and A is the cross-sectional area of the nanowire. By referring to the linear equation of R = 0.27 L NW and comparing it with the equation reveals that the slope can be expressed as follows; / 0.27 0.27 Ω Based on the experimental image, the cross sectional area of the triangular nanowire, A is equivalent to 3 x 10 -15 m 2 which reveals that the effective resistivity, ρ of the nanowires is equivalent to 0.08 Ω-cm. This approximately corresponds to an effective carrier density of 1 x 10 17 cm -3 . In order to obtain the carrier density profile of the nanowires, the resistivity values for each nanowire were calculated and the carrier density profile is shown in Fig. 4 . It indicates that most of the data points are within an acceptable range with the value the effective carrier density extracted using the four-point probe resistance distribution which is 1 x 10 17 cm -3 . As stated earlier, the silicon layer on the sample was doped by diffusion and the doping concentration was approximately 2 x 10 18 cm -3 to 4 x 10 18 cm -3 . 
Summary
The experimental data had suggested that doping distribution in the silicon nanowires were lower and it has been suggested that one of the reason is due to the surface depletion effect. In addition, with respect to carrier mobility, the effective mobility of electrons extracted using the four-point probe data had demonstrated that the mobility of carriers in the silicon nanowire is comparable with the bulk mobility. This is most probably because in this work, the quantum confinement effect on these nanowires is not significant.
